

Tesla
Schematics Document

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document Number		Rev
A3	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 1 of 102

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,.....

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
Table of Content	
Size A3	Document Number LT41
Date: Tuesday, January 20, 2015	Rev -1
Sheet 3 of 102	

SSID = CPU


SC

071.BROAD.0M0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.6GHz 15W 1333DDR ES-2	934843 QGHA
071.BROAD.0N0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.6GHz 15W 1600DDR ES-2	934844 QGHB
071.BROAD.0P0U	IC CPU Broadwell 2+2U D-0 4MB 2c BGA 1.8GHz 15W 1600DDR ES-2	934842 QGH9




ESD Request

CPU BOM CTRL




06/19 Delete ESD

12/18 add ED4003, ED4004 83.0005V.CAF
一個放前端,一個放後端




SSID = CPU

eDP Enable	1:Disable
CFG4	0:Enable



Signal Name	Description	Direction/Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.• PCI Express* Static x16 Lane Numbering Reversal.—• CFG[4]: eDP enable<ul style="list-style-type: none">— 1 = Disabled— 0 = Enabled• [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	
continued...		



71.HASWE.G0U

HASWELL-6-GP-U

CFG9:

CPU BOM CTRL

NO SVID PROTOCOL CAPABLE VR CONNECTED

CFG9

1: VRS SUPPORTING SVID PROTOCOL ARE PRESENT
0: NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY

HARRIS_BEACH_REFRESH
REV 0.7
PBA: G52502-004

7.4

Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (CFG)			
Size	Document Number	Rev	
Custom	LT41	-1	
Date:	Tuesday, January 20, 2015	Sheet	6 of 102


SSID = CPU

08/06 Change PG701~PG706 Close GAP


12/11 PG701-PG706 Change Part number
ZZ.CLOSE.001(上綠漆)





Close to CPU



Follow Intel CRB



R901 close to CPU



SA
C703,C715放置AC22 AE22 AE23

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC CORE)			
Size A3	Document Number		Rev
	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet	7 of 102

SSID = CPU






Table 19-1. Mapping of HDMI* signals for DDI ports

Port	Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals
Port 1	DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP
	DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q
	HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CLK
Port 2	DDI2_TXP[0]	DDI2_LANE0_DP	HDMIx_TX2_DP
	DDI2_TXN[0]	DDI2_LANE0_DN	HDMIx_TX2_DN
	DDI2_TXP[1]	DDI2_LANE1_DP	HDMIx_TX1_DP
	DDI2_TXN[1]	DDI2_LANE1_DN	HDMIx_TX1_DN
	DDI2_TXP[2]	DDI2_LANE2_DP	HDMIx_TX0_DP
	DDI2_TXN[2]	DDI2_LANE2_DN	HDMIx_TX0_DN
	DDI2_TXP[3]	DDI2_LANE3_DP	HDMIx_CLK_DP
	DDI2_TXN[3]	DDI2_LANE3_DN	HDMIx_CLK_DN
	Hot plug detect used by HDMI Port 2	DDPC_HPD	DDI2_HPD_Q
	HDMI DDC lines for Port 2	DDPC_CTRLCLK	DDI2_CTRL_CLK


SSID = CPU





BOM1




For Intel Recommend EE Part
 10/19 Change C1008, C1009 to RC1008, RC1009 (2.2uF to 33pF)
 10/19 add RC1010, RC1011 18pF



12/18 PC1013 改為EC1013 FOR EMI, 1uF 上件
 12/18 PC1022 改為EC1022 FOR EMI, 1uF 上件



For Intel Recommend EE Part




For EMC Recommend

BOM1


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (Power CAP1)		
Size A4	Document Number LT41	Rev -1
Date: Tuesday, January 20, 2015	Sheet 10	of 102

擺放電容的位置請參考Page 21
每個位置如下

MAX: 1.92A




C1102;C1103
放置 pin K9 L10




C1108 ;C1109 ;C1113
放置 pin B18

01/16 C1108 DY




C1104 ;C1106 ;C1114
放置 pin B11

01/16 C1104 DY




C1135;C1136;C1137
放置 pin AG10

MAX: 3.51A




C1116放置 pin AC9




C1101 放置 pin V8
C1119 放置 pin K14

10/19 add RC1101 DY




C1118;C1120;C1121
放置 pin A20




C1111;C1115;C1117
放置 pin J18

01/16 C1111 DY




C1144;C1112
放置 pin AE9

12/18 C1112 改為EC1112 FOR EMI, 1uF 上件



C1110 放置 pin J11
C1134 C1141 放置 pin J11, AE8

01/16 C1110 DY



C1122;C1123;C1124
放置 pin AA21

01/16 C1123 DY

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
Custom	LT41	-1
Date:	Tuesday, January 20, 2015	Sheet 11 of 102






Table 17-11. DDI Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port 1	DDPB_CTRLCLK	Pull up to 3.3 V with 2.2-k W $\pm 5\%$ resistor	No Connect
Port 2	DDPC_CTRLCLK	Pull up to 3.3 V with 2.2-k W $\pm 5\%$ resistor	No Connect

The following table lists connection details for the digital display signals when Broadwell processor graphics is disabled. When Broadwell processor graphics is not implemented on the platform, the digital display interface must also be disabled in BIOS. Refer to the BIOS specification on how to disable the respective display interfaces.

Table 17-12. DDI Disabling and Termination Connections

Pin Name	Recommendation
DDPB_AUXP DDPC_AUXP	No Connect
DDPB_AUXN DDPC_AUXN	No Connect
DDPB_HPD DDPC_HPD	No Connect
DDI1_TXP[3:0] DDI2_TXP[3:0]	No Connect
DDI1_TXN[3:0] DDI2_TXN[3:0]	No Connect
DDPB_CTRLCLK DDPC_CTRLCLK	No Connect
DDPC_CTRLCLK DDPC_CTRLCLK	No Connect

Wait Test new eDP_HPD method
(Simulation HPD signal)
Reduce Cable Pin

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU(EDP SIDE BAND/GPIO/DDI)
Size A3 Document Number LT41 Rev -1

Date: Tuesday, January 20, 2015 Sheet 15 of 102

SSID = PCH

USB2.0 Table

Pair	Device
0	USB3.0 Port 1 (USB_OC#0)
1	USB3.0 Port 2 (with Debug Function) (USB_OC#1)
2	NC
3	Camera
4	USB2.0 Port 4 (USB_OC#2)
5	WLAN(Bluetooth)
6	NC
7	Panel Touch


USB3.0 Table

Pair	Device
1	USB3.0 Charger Port 1
2	USB3.0 Port 2
3	Reserved
4	USB3.0 Card Reader Port 2

USB3.0 SKT1

USB3.0 SKT2

Figure 15-1. Legacy EHCI USB Ports Mapping



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCI/USB)

Size A3


Document Number

LT41

Date: Tuesday, January 20, 2015

Sheet 16 of 102


Rev -1



PCIe Table

Pair	Device
1	Reserved
2	Reserved
3	WLAN
4	LAN
5	GPU
6	Reserved

SC USB3.0 Card Reader




71.HASWE.G0U

CPU BOM CTRL

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map


SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0 SSD	PCIe* Port 5 Lane 1 SSD	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0 SSD	PCIe* Port 6 Lane 1 SSD	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3



Need Test if not Stuff

SSID = PCH


Follow Intel CRB



Bit	Description
31:3	Reserved
2	<p>WAKE# Pin Deep Sx Enable (WAKE_PIN__DSX_EN) - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case). When this bit is '0':</p> <ul style="list-style-type: none"> Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time. Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled. <p>NOTE: Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram illustrates the connection of the DSWODVREN pin to the RTC_AUX_S5 pin. The DSWODVREN pin is connected to the R1722 pin of the 330K R2J-L-GP component. The R1721 pin of the same component is connected to the RTC_AUX_S5 pin. The R1722 pin is also connected to ground.



BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	
Title										

CPU (DMI/FDI/PM)

Size

Document Number

LT41


Date: Tuesday, January 20, 2015

Sheet 17 of 102

Rev

1

SSID = PCH



08/05 add SENSOR_HUB_INT#

SSID = PCH


X1901 32D768KHZ BDW U SPEC:

32 Real Time Clock (RTC) Design Guidelines

Note: Unless otherwise indicated, this content pertains to Broadwell-U, Broadwell-Y and Broadwell-E chip platforms. Information relating specifically to one platform only (Broadwell-U, Broadwell-Y or Broadwell-E) will be marked with "BDW-U", "BDW-Y" or "BDW-E" in paragraph margins as appropriate.

Note: Has Crystal 32K ± 100 ppm

The PCH contains a real time clock (RTC) with 756 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping date and time and storing system data in its RAM when the system is powered down.



Crystal 27MHz			
MAIN	HASONIC	82.30001.G11	78.5R074.1FL
2ND	SEIKO	82.30001.G01	78.3R074.1FL

10/22 C1902, C1901 Haswell 用6pF (78.6R074.1FL), Broadwell 5pF

Flash Descriptor Security Override	
HDA_SDOOUT	Low = Default High = Enable

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map

SKU	High Speed I/O Ports													
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14
Premium	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0	PCIe* Port 5 Lane 1	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	SATA 6Gb/s Port 3	SATA 6Gb/s Port 2	SATA 6Gb/s Port 1	SATA 6Gb/s Port 0
Base	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	PCIe* Port 3	PCIe* Port 4	PCIe* Port 5 Lane 0	PCIe* Port 5 Lane 1	PCIe* Port 5 Lane 2	PCIe* Port 5 Lane 3	PCIe* Port 6 Lane 0	PCIe* Port 6 Lane 1	PCIe* Port 6 Lane 2	PCIe* Port 6 Lane 3

2.1

PCIe SSD

PCIe SSD is one of the new features in Broadwell (2014) platform. In Haswell (2013) platform, only SATA-based SSD is supported. Moving SSD to PCIe gives better SSD performance over previous generation. M.2 Socket 2 supports both SATA and PCIe based SSDs. Figure below shows the configuration of High Speed I/Os in 2013/2014 PCH. The Haswell board can be made ready for both, the optional PCIe SSD and SATA SSD, by routing PCIe Port 6 Lane 0 and Lane 1 to the M.2 Socket 2 connector. For details on M.2 signals and pins for SATA and PCIe, please refer to Documentation Table below, M.2 row.


2-1. Configuration of High Speed I/Os in 2013/2014

USB3 P1	USB3 P2	PCIe P1 NAND	PCIe P2 NAND	PCIe P3 GbE	PCIe P4 GbE	PCIe P5 L0 NAND	PCIe P5 L1 NAND	PCIe P5 L2	PCIe P5 L3	PCIe P6 L0 NAND	PCIe P6 L1 NAND	PCIe P6 L2	PCIe P6 L3
Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7	Lane 8	Lane 9	Lane 10	Lane 11	Lane 12	Lane 13	Lane 14

SATA Table

Pair	Device
0	HDD/SSD
1	NGFF SATA
2	Reserved
3	Reserved

HDD



EMC HDD TVS need to close CPU

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron BOM permission

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 321, Taiwan, R.O.C.

CPU (RTC/LPC/SATA/HDA)	
Size Custom	Document Number LT41
Date: Tuesday, January 20, 2015	Rev -1

SSID = PCH

Thermal

Thermal
NCT7718: 1
Thermal VD : 0

NCT7718&TV

SKU	Fun./Location	7718/TV
SKU1,2	R2037	ASM
SKU3	R2036	ASM

SB

08/06 add SENSOR_HUB_INT#

08/14 add NFC Detect pin

08/05 add SENSOR_HUB_INT#

Default:Low

UMA&OPS

UMA&OPS

SKU	Fun./Location	UMA/DIS
SKU1	R2013	ASM
SKU2~5	R2014	ASM

CPU1J

HSW_ULT_DDR3L

10 OF 19

CPU/


MISC

GPIO

SERIAL IO


CPU BOM CTRL

PU	PD	6SPI0_MOSI_BB50_R(SSD_PWR)
		RESERVED
		SPI BUS



08/13 add NFC Detect Pin

TOUCH&VRAM



VRAM SINGLE&DUAL

SKU2, SKU3 SKU4, SKU5

Fun./Location	SINGLE	DUAL
R2021	ASM	DY
R2022	DY	ASM

TOUCH

Fun./Location	TOUCH	NON TOUCH
R2019	ASM	DY
R2020	DY	ASM

VRAM 900MHZ&1000MHZ

Fun./Location	900MHZ	1000MHZ
R2032	ASM	DY
R2033	DY	ASM


BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (GPIO/MISC)		
Size	Document Number	Rev
Custom	LT41	-1
Date	Tuesday, January 20, 2015	Sheet 20 of 102


Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to [Section 41.3](#), "Loop Inductance Reduction Decoupling" on page 532.





HASWELL-6-GP-U
71.HASWE.G0U
CPU BOM CTRL





HASWELL-6-GP-U
71.HASWE.G0U
CPU BOM CTRL

BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 22 of 102

SSID = PCH




BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (VSS)			
Size	Document Number		Rev
Custom	LT41		-1
Date:	Tuesday, January 20, 2015		Sheet 23 of 102



SSID = Flash.ROM


SPI ROM Equal length need to less than 500mil



Don't use MXIC 72.25647.00A

SSID = RBATT

SSID = RBATT



SSID = Thermal


Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.

2.System Sensor, Put on palm rest

Close to Thermal sensor

06/11 Delete R2611 & R2621 Connect to 3D3V_AUX_S5



Note: Need R1717 PD: Enable Thermal VD Fun.
Note: (1) VD_IN1 for System sensor
(2) VD_IN2 for CPU sensor

Close to CPU chips

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24

>>> VD_IN1 24

>>> VD_IN2 24


>>> VD_IN1 24

>>> VD_IN2 24





Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

Layout 15 mil







07/31 C2604 Change part number 78.47523.5BL to 78.47522.L4L,
值为4.uF, 0805, 不同的是25V



ALERT# /T CRIT# Pull-up Resistor














R5	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
77°C	87°C	97°C	107°C	117°C	
79°C	89°C	99°C	109°C	119°C	
81°C	91°C	101°C	111°C	121°C	
83°C	93°C	103°C	113°C	123°C	
85°C	95°C	105°C	115°C	125°C	

T_CRIT temperature strapping point




T8=85 degree

ALC233-VB2-CGT




07/29 確認R2705要接AUD_3VD or AUD_3V3_S5 (已確認S0的電)

071.00233.0003



INTERNAL STEREO SPEAKERS



Place these EMI components close to speaker connector.




Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.



ACES-CON4-T7-GP-U1
20.F1621.004
2nd = 20.F1937.004
3rd = 020.F0243.0004


08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



Place these EMI components close to speaker connector.




Only needed if speaker connector is physically far from audio codec. When in doubt, it's always a good idea to have population option.




BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			MIC/SPEAKER/AUDIO JACK	
Size	Document Number	LT41		Rev
Custom				-1
Date:	Tuesday, January 20, 2015	Sheet	29	of 102



25MHz XTAL



Crystal 27MHz			
MAIN	HASONIC	82.30020.G71	78.15034.L1L
2ND	HARMONY	82.30020.D41	78.18034.1FL

LAN and Transformer Config:

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.IH219.3001	Main source
1000M Transformer 68.89246.301	2nd source

BOM1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN RTL8111GUL**

Size A3 Document Number: **LT41** Rev: **-1**

Date: Tuesday, January 20, 2015 Sheet 31 of 102

10/100M/1000M Lan Transformer

1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return Loss (dB MIN @ 1)			
		1-30	40	50	60
IH-106-A	-1.0	-18	-14.4	-13.1	

SCHEMATICS :

Pin Define

TDI+ 2 = 23 MX1+
 TCT1 1 = 24 MCT1
 TDI- 3 = 22 MX1-

LAN/Transformer	
RTL8111GUL 1000M 20200540	
1000M Transformer 068.IH219.3001	Main source
1000M Transformer 68.89246.301	2nd source



06/13 Delete LAN_AGND

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

Part Number	Insertion Loss (dB Max) 1-100MHz	Return loss (dB MIN @ 100MHz)			
		1-30	40	50	60
IH-106-A	-1.0	-18	-14.4	-13.1	

The diagram shows the wiring for the RJ45 8P-185-GP connector. The pins are connected as follows:

- Pin 1: RJ45 1
- Pin 2: RJ45 2
- Pin 3: RJ45 3
- Pin 4: RJ45 4
- Pin 5: RJ45 5
- Pin 6: RJ45 6
- Pin 7: RJ45 7
- Pin 8: RJ45 8
- Pin 9: CHASSIS#9
- Pin 10: CHASSIS#10


The RJ45 8P-185-GP connector is shown with a circular logo and the text "RJ45 8P-185-GP".

022.10001.00A1





2nd = 022.10001.0E71
141 Change to 022.10001.00A1

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BL_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BL_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BL_DB+
4	Not connected or BiDirectional	n/c	n/c	BL_DC+
5	Not connected or BiDirectional	n/c	n/c	BL_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BL_DB-
7	Not connected or BiDirectional	n/c	n/c	BL_DD+
8	Not connected or BiDirectional	n/c	n/c	BL_DD-

The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female




8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)


10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件



08/05 U3502 add 2nd & 3rd Source
12/18 074.22802.009F 被禁用




12/22 增加AFTP3506 測點




WIDE PATTERN (MIN 500MA)
PLACE NEAR USB CONNECTOR

12/24 C3513, C3514 SVT階段, 因為EMI問題, 先上件1uF 0805,
待測試後, 決定是否換回47uF



06/24 將TC3501 220uF DV, 用3顆47uF 代替
10/13 220uF Change to 150uF(077.51571.0001)




12/23 增加LC416 LC51 USB CONN, 沒削型的CONN
1st = 022.10005.0101
2nd = 022.10005.01W1
3rd = 022.10005.01V1

USB BOM CTRL
022.10005.00P1
2nd = 022.10005.01B1
3rd = 022.10005.00Z1

10/23 USB2 改接GND(原本USB3_AGND)
08/12 USB2 Change to 022.10005.00P1

EMI Request




RCLAMP0524P14-GP
75.00524.073
1st = 075.00510.0073
2nd = 075.00550.0071
3rd = 75.01045.073

ESD STUFF OPTION

12/18 ED3502 Change to DY
12/24 ED3502 Change to ESD STUFF OPTION

06/25 ED3501 VDD change Net Name to 5V_USB1_S3

12/24 ED3501 只導1st 075.00005.0B7C, 其他2nd & 3rd 不導人, 會有Wake up 不起來的風險




1st = 075.00005.0B7C
2nd = 075.01256.007C
3rd = 075.09904.0A7C

10/28 1st 75.00005.C7C改為 075.00005.0B7C
6/17 ED3501 Change Part Number to 75.09904.07C
與 ED3602 合併, 共用一顆ESD

12/18 ED3501 EMI說075.00005.0B7C 測試不過, 要用075.01256.007C,
但2nd & 3rd Source 會有S3 Wake UP 不起來的風險, 待討論

BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 CONN			
Size A2	Document Number		Rev
	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet 36 of	102




For Intel Recommend Close to DIMM

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction	
Size Custom	Document Number LT41
Date: Tuesday, January 20, 2015	Rev -1
Sheet 37 of 102	

DS3

Function LOCATION	DS3	NON DS3
R3801	DY	ASM
R1712	DY	ASM
R1709	DY	ASM
R1714	DY	ASM
C3802	ASM	DY
R1713	ASM	DY
R1716	ASM	DY
R2444	ASM	DY
R2446	ASM	DY
R2487	ASM	DY
R3802	ASM	DY
R3803	ASM	DY
U3801	ASM	DY
C3801	ASM	DY



BOM1


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
(Reserved)			
Size A4	Document Number LT41		Rev -1
Date: Tuesday, January 20, 2015		Sheet 38	of 102

Power Sequence




12/18 R4001 Change to Short PAD




Run Power



Discharge circuit




10/16 add ED4001, ED4002
10/27 EMI上鍍料, (083.00105.00AF) 才是對的, 先把原來的DY
12/18 ED4001, ED4002 change Part Number to 83.0005V.CAF



12/18 add ED4003, ED4004 83.0005V.CAF

BATTERY CONNECTOR



Connector Pin Alignment(Vendor: Suyin,Aces)

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power

It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:



Adaptor in to generate DCBATOUT

08/01 EC4308 Change part number 78.10622.15L to 78.10622.51L(1206 to 0805)


DC Jack

MB_Side	Cable
Pin 1 AD_RK_F	UL10064A W028W (3A)
Pin 2 AD_RK_F	UL10064A W028W (3A)
Pin 3 AD_ID	UL10064A W028W (3A)
Pin 4 GND	UL10064A W026W (3.8A)
Pin 5 GND	UL10064A W026W (3.8A)




焊接示意图:



Test point



Wistron Corporation	
2/F, 38, San 1, Hsin 1st Rd, Hsinchu, Taipei 301, Taiwan, R.O.C.	
DCIN JACK & BATT Conn	
LT41	
Rev	1
Doc	1
Rev	1



06/25 P4408 & P4411 Change to 84.08065.B37


06/06 Delete P4411, P4408, P4441, P4422, P4420, P4422, P4449 Power Team Change solution

08/06 Delete P4401, P4408 Power Team Change solution

07/28 P4416 39.2Kohm to 34Kohm 64.34025.6DL


V_{CDDET} : Greater than 2.633 V
Less than 3.5 V

06/26 Change P4435, P4449, P4450 to DT



20131130 SC
Power team add OVP_CIRCUIT

07/28 Delete OVP Circuit



08/01 PC4466 Change Part number 78.10424.5PL to 78.10422.L1L

08/01 PC4431 Change Part number 78.22424.21L to 78.22422.28L

08/01 PC4445 & PC4446 Change Part number 78.10521.5PL to 78.10523.L2L


08/15 BOM Change to 074.95520.0A73 FOR SIV
10/20 BOM Change to 074.95520.0C73 FOR SIT

08/01 PC4463 Change Part number 78.10424.5PL to 78.10422.L1L

P44405	20k11	20k11	40k11
HYBRID	165K	182K	147K

07/29 PC4405 Change part number 78.22322.2FL to 78.22321.2FL,
值都為0.022uF, 0402, 不同的是25V 與16V


08/20 add 5V_EN



08/20 PR4501 Change to DY,待實驗確認是否沒問題後,再決定是否3D3V, 5V_EN可分開


10/15 PR4501 原本為0R,改為錫短路ZZ.00RES.021
PR4507 原本為錫短路ZZ.00RES.021,改為0R

12/18 PR4501,PR4502 Change to Short PAD




08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上綠漆)



Close to VFB Pin (pin5)


06/16 PU4501 Change Part Number from TPS51275 to RT6575B (074.06575.0043).
06/17 PU4501 Change Part Number from RT6575B to TPS51275 (074.51275.0073)



08/06 Change to Close GAP

12/11 Change Part number ZZ.CLOSE.001(上綠漆)

08/06 Change to Close GAP
10/17 Delete Close GAP



Design Current=6.4A
OCP < 12.8A

77.52271.09L
2nd = 77.92271.03L


Close to VFB Pin (pin2)

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

Title			TPS51275 5V/3D3V
Size	Document Number	Rev	-1
A2	LT41		
Date	Tuesday, January 20, 2015	Sheet	45 of 102

SSID = CPU.Regulator



SY8208D for 1D05V



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC to DC 1D05V(SY8208)

Size

Document Number	
-----------------	--

LT41

-1

Date: Tuesday, January 20, 2015

Sheet 48

of

102

SSID = PWR.Plane.Regulator_1p35v0p675v

12/23 PR4907 Change to Short PAD


12/23 PR4906 Change to Short PAD

20131007


20131014

MODE Selection

MODE NO.	RESISTANCE BETWEEN MODE AND GND (kΩ)	CONTROL MODE	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE
3	33	D-CAP2	500	Non-Tracking
2	22		670	
1	12		670	Tracking
0	1		500	



08/06 Change PG4908-PG4917 to Close GAP
10/17 Delete PG4908-PG4917 Close GAP



Design Current 9.5A
OCP<19A

01/13 delete TC4901, 位置改給SPR5

S3/S5 Power State Control


STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		TPS51716(VDDQ VTT)	
Size	Document Number	Rev	
A3	LT41	-1	
Date:	Tuesday, January 20, 2015	Sheet	49 of 102

08/12 Pin-8 of Pu5001 connect to net "15V PWR"



RT9198 for 1D5V_S0



12/23 PR5113 Change to Short PAD


12/11 PG5110 Change Part number
ZZ.CLOSE.001 (上綠漆)

10/28 74.09198.B7F (鎖料) 改 74.01339.B3F





BOM1	
<div>緯創資通 Wistron Corporation 21F, 88, Sec-1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
CRT Board Connector	
Size	Document Number
Custom	LT41
Date: Tuesday, January 20, 2015	
Sheet 53 of 102	

SSID = VIDEO




07/04 R5504 BOOST, R5504 NON BOOST


**SSID = VIDEO**

LCD POWER (Do Not use SW 74.09724.09F)


2014/2/5:Change U5201 to 074.06288.007B



Panel BL brightness/Power En/BL En



eDP connector



ESD Request


10/16 add ED5507

10/17 change ED5507 從6pin 改為10 pin(EMI要求)


10/20 change ED5507 從10pin 改為6 pin(EMI要求)

12/18 ED5507 Change to DY


12/24 ED5507 Change to ESD STUFF OPTION,
重點: 1st 075.00005.0B7C 在ED5507不導入,
只導 075.01256.007C 及 075.09904.0A7C





Test point




10/20 AFTP5503, AFTP5504 USB_PN3, USB_PP3 change to USB_PN3_R, USB_PP3_R



SSID = SATA







AFT6103	1	PCIE_WAKE#_R
AFT6104	1	BT_DISABLE#_R
AFT6105	1	PCIE_CLK_WLAN_REQ#_R
AFT6106	1	CLK_PCIE_WLAN#_R
AFT6107	1	CLK_PCIE_WLAN#_R
AFT6108	1	CLK_PCIE_WLAN#_R
AFT6109	1	WIRELESS_EN
AFT6110	1	PLY_RST#
AFT6111	1	PCIE_RXN3
AFT6112	1	PCIE_RXP3
AFT6113	1	PCIE_TXN3
AFT6114	1	PCIE_TXP3
AFT6115	1	USB_PNS
AFT6116	1	USB_PPS
AFT6117	1	USB_PPS
AFT6118	1	USB_PPS
AFT6119	1	CL_CLK_WLAN_R
AFT6120	1	CL_DATA_WLAN_R
AFT6121	1	CL_RST_WLAN#_R
AFT6122	1	E51_RXD_R
AFT6123	1	E51_TXD_R
AFT6124	1	3D3V_WLAN

07/29 AFT6124 Change to 3D3V_WLAN


Power Button




POWER BTN LED




FLEX360 Power Button




FLEX360 POWER BTN LED




FLEX360 CHARGER LED




Test point



IO BD Device	
Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4




USB 2.0 Power SW




U6301 place near to IOCNI

12/18 074.22802.009F 被禁用
08/05 U6601 add 2nd & 3rd Source

Test point




10/13 VOL_UP_BTN# 跟 VOL_DOWN_BTN#, net name 互换



7/31 add Level Shift Circuit

Flex360 SENSOR BD




12/25 Sencn1 change Part Number 020.F0311.0010,
(原本20.F1897.010)

Hall sensor

06/12 Delete Hall Sensor CONN, 换7 pin 與SPK 訊號接同一CONN, SPK1


Novo Button



BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
IO Board Connector	
Size	Document Number
A2	LT41
Date	Revision
Tuesday, January 20, 2015	-1
Sheet	of
66	102

Debug Connector



20.F0714.010

DY

06/23 DB1 change to Test point


07/31 delete Test point, add Debug CONN

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Dubug connector</i>			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 68 of	102

SC Digital_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



SC
U6702 change to LIS3DETR-GP










Table 6-4. Mode E Command Mapping

	Rank 0	Rank 1
N15x DDR3 Mode E	Data Bits [1:0]	Data Bits [63:32]
FbxCMD0	QDT	QDT
FbxCMD1	CS0*	CS1*
FbxCMD2	CKE	CKE
FbxCMD3	A9 A9	A11 A11
FbxCMD4	A6 A6	A7 A7
FbxCMD5	A3 A3	BA1 BA1
FbxCMD6	A0 A0	A12 A12
FbxCMD7	A8 A8	A8 A8
FbxCMD8	A12 A12	A0 A0
FbxCMD9	A1 A1	A2 A2
FbxCMD10	RA5*	RA5*
FbxCMD11	A13 A13	A14 A14
FbxCMD12	BA1 BA1	A3 A3
FbxCMD13	A14 A14	A13 A13
FbxCMD14	CAS*	CAS*
FbxCMD15	QDT	QDT
FbxCMD16	CS1*	CS1*
FbxCMD17	CKE	CKE
FbxCMD18	RST RST	RST RST
FbxCMD19	A7 A7	A6 A6
FbxCMD20	A5 A5	A4 A4
FbxCMD21	BA2 BA2	BA2 BA2
FbxCMD22	WE*	WE*
FbxCMD23	BA0 BA0	BA0 BA0
FbxCMD24	BA2 BA2	BA2 BA2
FbxCMD25	WE*	WE*
FbxCMD26	BA0 BA0	BA0 BA0
FbxCMD27	BA2 BA2	BA2 BA2
FbxCMD28	WE*	WE*
FbxCMD29	BA0 BA0	BA0 BA0
FbxCMD30	BA2 BA2	BA2 BA2
FbxCMD31	WE*	WE*


N15x DDR3 Mode E	Rank 0	Rank 1
FbxCMD34	DBG0 ¹	
FbxCMD35	DBG1 ¹	

Notes:
1. Not available in GB2-64 package.
2. GPU debug pins; not connected to DRAM. See section 6.1.11

GPU Strap change Res. To Parallel Res.



Memory ODTx, CKEx and RST Termination



FBCLK Termination placed near each VRAM






Table 4. N15V-GM DDR3L Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CLIX (MHz)	Memory Data Code Minimum	Status
256M+16 DDR3L	Hynix	0x4	1.35 V 1.35 V	H5TC4G63AFR-11C	900	N/A	Production ready
	Micron	0xD	1.35 V 1.35 V	MT41K256M16HA- 1075-E	900	N/A	Production ready

N15S-GT(GB2-64/GT840M)-->SB SKU2,3,4,5

Table 20. N155-GT/GM DDR3L Dual-Rank Recommended Memories

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CLK Data Code (MHz)	Memory Data Code Minimum	Status
25M-16 DR3JL	Hynix	0x3	1.35 V, 1.35 V	H5TC4G634FR-11C	900	11/A	Preliminary
	Hicron	0x4	1.35 V, 1.35 V	MT41J256M16HA-090G-E	900	1322	Preliminary
	Samsung	0x5	1.35V/ 1.5V	K4V4G16-60D-HC1A	900	11/A	Preliminary

Note: For H155-GT/-GII, the maximum allowable memory case temperature is 85 °C

Table 1. N15E-GX / -GT GC6 pin assignment

GPI0	GC6 1.0 Control Signal	GC6 2.0 Control Signal
GPIK01	FB_CLAMP_MON	GC6_FB_EN
GPIK02	FB_CLAMP_TGL_REQ#	GPU_EVENT#
GPIK04	Reserve	PWR_EN
GPIK023	Reserve	GPU_PEX_RST_HOLD#
CC	NC	SYS_PEX_RST_MON#

GC6 1.0/2.0 GPU Support List

GPU	GCN feature
N15V-GM-S5G117	No
N15V-GM-R0G117	No
N155-CV(G120)	GCN 2.0 only
N155-GM(GA10)	GCN 2.0 only
N155-GT(GA108)	GCN 2.0 only
N155-GS(GA107)	GCN 2.0 only
N15P-GT(GA107)	GCN 2.0 only
N15P-GX(GA107)	GCN 2.0 only
N154-GX(GA104)	GCN 1.0 only

		H158-OT Myxix 2500x16 HSTC4651AFB-11C Device ID: 021140(TWC)	H158-OT Micron 2500x16 MT41J256M16G-0936: Device ID: 021140(TWC)
ROM_0(Internal on V940 V20)	07426	00	00
	07429	2500x16	2500x16
ROM_00	07427	00	00
	07440	00 - 0.7500x16	00 - 0.7500x16
ROM_01A	07428	00	00
	07441	00 - 0.7500x16	00 - 0.7500x16
STRAP0	07431	2500x16	2500x16
	07443	00	00
STRAP1	07432	00	00
	07445	00	00
STRAP2	07433	00	00
	07444	00	00
STRAP3	07435	00	00
	07446	00	00
STRAP4	07434	00	00
	07444	00	00


SCCB0 Boot Voltage 0.9V


1D35V Compatible VRAM P/W List			
Vendor	Vendor P/W	Lenovo P/W	1 chip VRAM Size
Hylix	H5TC4G63AFB-11C	1100897	512MB
Micron	MT41J256M168A-093G:E	1101018	512MB

GPU Config:

GPU	SKU1 U9A	SKU2	SKU3	SKU4	SKU5
N15S-GT 071.0N15S.0COU	NA	STUFF	STUFF	STUFF	STUFF

10/16 GPU PN change to 071.GM108.000U




Data Bits 31:0 RANK 0

H5TC4G63AFR-11C-G


VRAM BOM CTRL

10/23 VRAM1-VRAM8 改Part Number 72.05463.D0U



08/18 C7801, C7804, C7805,C7810, C7811 Change to DY



08/18 C7814 Change to VRAM_8PCS




H5TC4G63AFR-11C-

VRAM BOM CTRL

10/23 VRAM1-VRAM8 改 Part Number 72.05463.D0U




Data Bits 63:32 RANK 0




72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1-VRAM8 Part Number 72.05463.D0U





72.05463.D0U
VRAM BOM CTRL




08/18 C8014, C8016, C8022, C8025 Change to DY

08/18 C8021 Change to VRAM_8PCS




Data Bits 63:32 RANK 1

72.05463.D0U
VRAM BOM CTRL

72.05463.D0U
VRAM BOM CTRL

10/23 VRAM1-VRAM8 改Part Number 72.05463.D0U



08/18 C8127, C8129, C8132, C8133, C8135 Change to DY

08/18 C8124, C8131, C8134, C8136, C8137, C8139 Change to VRAM_8PCS

12/17 Change back 12/17 Change back

	Main source	2nd source
PU8202 PU8204	084.06970.0037	84.03660.037
PU8203 PU8205	084.06970.0037	84.03660.037



06/30 Change PU8202-PU8205 Main Source & 2nd Source

12/17 Change back

SB

12/11 PG8201-PG8206 Change Part number
ZZ.CLOSE.001(上綠漆)

07/09 3V3_AON Change to 3V3_MAIN



Nvidia GPU Vreg Strap Table & P/N:


GPU	N15V-GM	N15S-GT
Vreg Mode	Config B	Config B
R1 (PR8222)	64.27025.6DL	64.20025.L0L
R2 (PR8206)	64.75015.6DL	64.20025.L0L
R3 (PR8208)	63.R0034.1DL	64.20015.6DL
R4 (PR8209)	64.62015.6DL	64.18025.6DL
R5 (PR8204)	64.17415.6DL	63.R0034.1DL
C (PC8223)	78.56222.2FL	78.27224.2FL

08/07 N16S-GT & N16V-GM 都為Config B 0.9V

Item	N16S-GT-B/S
Device ID	0x1347
Package	GB4B-128GB2B-64
Internal P/N	GM108-755/655,28nm
ROM_SI	Refer to GM108 RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down
ROM_SCLK	0x0 for Optimus, 4.99Kohm pull down
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and stuff 49.9K pull-up)
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap2	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap3	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Strap4	Reserved (Keep pull-up and pull-down footprints and leave them no stuffed by default)
Open_VRG SKU	B
NVDD Boot Voltage	0.9V

Item	N16V-GM-S
Device ID	0X1299
Package	GB2-64
Internal P/N	GK208-620,28nm
ROM_SI	Refer to GK208s RAM Straps
ROM_SO	0x8, 5K pull up for Optimus/0x9, 10K Pull Up for Discrete SKU
ROM_SCLK	0x1000/0x8, 4.99Kohm pull up
Strap0	User Strap, 0xP, 45Kohm pull up
Strap1	Reserved (Keep pull-up 45Kohm pull down)
Strap2	Device_ID, 0x1001, 10Kohm pull UP
Strap3	0x0 for Optimus, 5Kohm pull low
Strap4	0x0 for Optimus, 5Kohm pull low
Open_VRG SKU	Config B (PSI not supported)
NVDD Boot Voltage	0.9V

07/09 3V3_AON Change to 3V3_MAIN



BOM1

緯創資通 Wistron Corporation	
21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.	
Title RT8812A VGA CORE	
Size Custom	Document Number LT41
Date: Tuesday, January 20, 2015	Sheet 82 of 102

84.2N702.02-GP + 2x1/2 ACN $\xrightarrow{\text{Pd(PPh}_3)_4, \text{Base}}$ 84.2N702.03 + 2x1/2 H₂O

Non GC6

2nd = 84.2N702.03

[illegible][illegible]

U8303


10/27 R8333 10K Change to 20K

«Core Design»


Title		DISCRETE VGA POWER	
Size	Document Number	Rev	
Custom	LT41		-1
Date:	Tuesday, January 20, 2015	Sheet	83 of 102

Undefined Sys <--> GPU IO


KBC <--> GPU



PCH <--> GPU



Thermal IC <--> GPU




BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Switchable GFX LCD(1/2)			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 84 of	102

08/14 H6, H8 ZZ.00PAD.591 Change to ZZ.SCREW.H21


Structure boss



Stand off














CPU



07/29 H3 Change to OPS

GPU



01/13 add SPR5

08/22 add SPR2

06/06 Delete Clp3 記得SB版要將CLP 上件

10/22 CLP1, CLP4, CLP7, CLP8 上件(原本為ZZ)

10/22 SPR1 上件(原本為ZZ)

12/18 CLP1 Change to DY

12/18 Delete CLP4, 因為那位置要放SPR4

06/18 add SPR1


12/23 Delete SPR1 10/17 add EC8604-EC8611 for EMI

12/11 SPR2 改上件

10/20 add CLP7, CLP8


10/23 Delete CLP7

12/18 CLP8 Change to DY



ESD STUFF OPTION ESD STUFF OPTION

06/25 add EC8601, EC8602, EC8603






BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	UNUSED PARTS/EMI Capacitors		
Size A3	Document Number	LT41	Rev -1
Date:	Tuesday, January 20, 2015	Sheet 86 of 102	

10/19 add for RF





10/23 Delete FC8704,FC8705

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number LT41		Rev -1
Date:	Tuesday, January 20, 2015	Sheet 87 of	102

07/03 add R9009 5V_S0 Connect to NFC CONN Pin12 (SA板 未接)



NFC Module Pin Define



Suggestion Host Pin define Use Sinbon FFC A9152420)

Pin#	Pin Name	Type	Refer	Description
1	VBAT	power	3.3V	Power supply voltage
2	GND	Power	GND	Ground
3	SWP	IO	-	SIM Card data
4	VCC_BOOST	Power	5V	Booster supply
5	IRQ	O	PVDD	Interrupt
6	PMUVCC	Power	connect to outside SE power or GND (no SE)	UICC power input from external PMU
7	I2C_SDA	I/O	PVDD	I2C Serial Data Line
8	I2C_SCL	I/O	PVDD	I2C Serial Clock Line
9	GND	Power	GND	Ground
10	VEN	I	GPIO Control (Normal 3.3V)	Enable/ disable LDO regulator / Reset
11	DWL_REQ	I	GPIO Control (Normal 0V)	Firmware download control pin
12	SIMVCC	Power	1.8V or N.C	Power output to supply the UICC
13	VBAT	Power	3.3V	Power supply voltage
14	PVDD	Power	3.3V	Pad supply voltage
15	GND	Power	GND	Ground

Pin#	Pin Name
15	VBAT
14	GND
13	SWP
12	VCC_BOOST
11	IRQ
10	PMUVCC
9	I2C_SDA
8	I2C_SCL
7	GND
6	VEN
5	DWL_REQ
4	SIMVCC
3	VBAT
2	PVDD
1	GND

BOM1



緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
NFC	
Size	Document Number
Custom	LT41
Date:	tuesday, January 20, 2015
Sheet	90 of 102
Rev	-1

GPU BOM CTRL			For Detail see P82		
GPU		N16V-GM	N16S-GT		
Lenovo P/N		071.0N16V.000U	071.0N16S.000U		
OPS (UMA:DT)		V	V		
PR8222		64.20025.L0L	64.20025.L0L		
PR8206		64.20025.L0L	64.20025.L0L		
PR8208		64.20015.6DL	64.20015.6DL		
PR8209		64.18025.6DL	64.18025.6DL		
PR8204		63.R0034.1DL	63.R0034.1DL		
PC8223		78.27224.2FL	78.27224.2FL		





VRAM BOM CTRL (Default Setting:900MHZ)									
Lenovo P/N		1101018	1100788	1100897	1101028	1101019	1100661	1100677	
IC Vendor		Micron	Hynix	Hynix	Samsung	Samsung	Micron	Micron	
IC Vendor P/N		MT41J256M16HA-093G:E N15S-GT only	H5TC2G63PFR-11C N15V-GM/N15S-GT	H5TC4G63APR-11C N15V-GM/N15S-GT	K4W2G1646Q-BC1A N15V-GM/N15S-GT	K4W4G1646D-BC1A N15V-GM/N15S-GT	MT41J128M16JT-093G:K N15S-GT only	MT41K256M16HA-107G:E N15V-GM only	
RAM0 VRAM1, VRAM2, VRAM5, VRAM6		Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 2GB/4GB	Stuff with Discrete 1GB	Stuff with Discrete 1GB	
RAM1 VRAM3, VRAM4, VRAM7, VRAM8		Stuff with Discrete 4GB		Stuff with Discrete 4GB		Stuff with Discrete 4GB			
R7642(Strap0-L)			N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L				
R7631(Strap0-H)		N15S-GT:64.49925.6DL	N15S-GT:64.49925.6DL	N16S-GT:64.49925.6DL	N15S-GT:64.49925.6DL	N15V-GM:64.10025.L0L	N15S-GT:64.49925.6DL	N15V-GM:64.10025.L0L	
R7643(Strap1-L)			N15V-GM:64.10025.L0L	N16V-GM:064.45325.06DL		N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7632(Strap1-H)					N15V-GM:64.10025.L0L				
R7644(Strap2-L)						N15V-GM:64.10025.L0L			
R7633(Strap2-H)			N15V-GM:64.10025.L0L	N16V-GM:64.10025.L0L	N15V-GM:64.10025.L0L			N15V-GM:64.10025.L0L	
R7645(Strap3-L)				N16V-GM:64.49915.6DL					
R7635(Strap3-H)			N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7646(Strap4-L)			N15V-GM:64.10025.L0L	N16V-GM:064.45325.06DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7634(Strap4-H)									
R7639(ROM_SI-L)		N15S-GT:64.24925.6DL	N15V-GM:64.10025.L0L	N16S-GT:64.20025.L0L	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7636(ROM_SI-H)			N15S-GT:64.10025.L0L		N15S-GT:64.20025.L0L		N15S-GT:64.15025.6DL		
R7640(ROM_SO-L)		N15S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N16S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7637(ROM_SO-H)				N16V-GM:64.49915.6DL			N15S-GT:64.49915.6DL		
R7641(ROM_SCLK-L)		N15S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N16S-GT:64.49915.6DL	N15V-GM:64.10025.L0L	N15V-GM:64.10025.L0L		N15V-GM:64.10025.L0L	
R7638(ROM_SCLK-H)				N16V-GM:64.49915.6DL			N15S-GT:64.49915.6DL		



Intel-Power Up Sequence

(AC mode)




SHARK BAY POWER UP SEQUENCE DIAGRAM





BOM1

CPU/PCH SMBus Block Diagram



KBC SMBus Block Diagram

